



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/312,835	05/17/1999	SEUNG-HWAN MOON	06192.0070	3103

22930 7590 12/05/2001

HOWREY SIMON ARNOLD & WHITE LLP
BOX 34
1299 PENNSYLVANIA AVENUE NW
WASHINGTON, DC 20004

EXAMINER

KUMAR, SRILAKSHMI K

ART UNIT	PAPER NUMBER
----------	--------------

2675

DATE MAILED: 12/05/2001

4

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/312,835

Applicant(s)

MOON, SEUNG-HWAN

Examiner

Srilakshmi K. Kumar

Art Unit

2675

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-17 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☐ Claim(s) 1-17 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claims ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are objected to by the Examiner.
- 11) ☐ The proposed drawing correction filed on ____ is: a) ☐ approved b) ☐ disapproved.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. § 119

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).

Attachment(s)

- 15) ☒ Notice of References Cited (PTO-892)
- 16) ☒ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 17) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) ____.
- 18) ☐ Interview Summary (PTO-413) Paper No(s) ____.
- 19) ☐ Notice of Informal Patent Application (PTO-152)
- 20) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claim 2 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 2 has the limitation of wherein the second signal wire is connected to a ground through a predetermined resistance value. Fig. 2 and the specification show where the second signal wire is the wire just below item 127a which is NOT shown to be connected to a ground through a predetermined resistance value. Appropriate correction is required.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

1. Claims 1, 3, 4, 7, 8, 10, and 12-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Kihara et al. (US 5,889,504).

As to independent claim 1, Kihara et al disclose a liquid crystal display system comprising, a liquid crystal display (Fig. 2) including a plurality of data lines (Fig. 2, items D1 and D2), a plurality of gate lines (Fig. 2, items G1 and G2) intersecting the data lines and a plurality of pixel electrodes arranged in a matrix type and each having a switch connected to one of the gate lines and one of the data lines (col. 4, lines 16-41); a gate driver (Fig. 2, item 2) for successively applying a gate voltage to the gate lines to turn on the switches; a data driver (Fig. 2, item 3) for applying a gray voltage, corresponding to image data signals to the data lines; and a timing controller (Fig. 2, item 106) for sending both the image data signals and a shift clock signal to the data driver, with a first signal wire (Fig. 2) through which the shift clock signal is transmitted, and a second signal wire (Fig. 2) through which a first clock signal having a frequency equal to the shift clock signal but having a phase difference of 90 to 270 degrees as shown col. 5, lines 29-44.

As to independent claim 10, limitations of claim 1, and further comprising, a circuit board including a timing controller for generating a first image data signal and a second image data signal and generating a first shift clock signal and a second clock signal with a phase difference of 90 to 270 degrees (col. 5, lines 29-44) that respectively shift the first image data signal and the second image data signal, a first image data signal wire (Fig. 2, wire connecting timing controller to shift register sends first image data) and a second image data signal wire through which the first image data signal and the second image data signal are respectively transmitted (shown in Fig. 2 where the signal is sent from the shift register to the pixels through

Art Unit: 2675

the data lines), a data driver (Fig. 2, item 3) receiving the first image data signal and the second image data signal and the first shift clock signal and the second shift clock signal from the timing controller and applying a gray voltage corresponding to the first image data signal and the second image data signal to the data lines shown by Fig. 2, and col. 5, lines 29-44.

As to dependent claim 3, limitations of claim 2, and further comprising, wherein the first clock signal is generated in the timing controller as shown by Fig. 2.

As to dependent claim 4, limitations of claim 2, and further comprising, wherein the first signal wire and the second signal wire are provided on a circuit board as shown by Fig. 2.

As to dependent claims 7, and 12-17, limitations of claims 1 and 10, and further comprising, wherein the first clock signal has a 180 degree phase difference from the shift clock as shown in col. 5, lines 29-44 and col. 10, lines 29-61, as it is known in the art that CK and /CK have a 180 degree phase difference.

As to dependent claim 8, limitations of claim 7, and further comprising, wherein the data driver comprises a plurality of data driver integrated circuits for receiving the image data signals and the shift clock signal from the timing controller and applying the gray voltage corresponding to the image data signals to the data lines of the LCD panel as shown in Fig. 3, and col. 5, line 45-col. 6, line 23.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 5, 6, 9 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kihara et al (US 5,889,504).

As to dependent claims 5 and 6, limitations of claim 4, and further comprising wherein the circuit board is a multi-layered printed circuit board and the first signal wire and the second signal wire are formed in parallel on the same layer or wherein the circuit board is a multi-layered printed circuit board and the first signal wire and the second signal wire are formed on different layers. Although Kihara et al does not explicitly state the signal wires are on the same layer or a different layer, it is obvious to one of ordinary skill in the art that the signal wires could have either been on the same circuit board or different circuit boards as the active matrix LCD panels are usually multi layered. In col. 1, lines 15-20, Kihara et al disclose where the active matrix address mode liquid crystal displays employing TFTs are know to provide high image quality.

As to dependent claim 9, limitations of claim 8, and further comprising wherein the data driver integrated circuits comprise a shift register (Fig. 2, item 5), a D/A converter receiving the image data signals stored in the shift register and converting the image data signals to a corresponding gray voltage and an output buffer for temporarily storing the gray voltage from the D/A converter and applying the voltage to the data lines of the liquid crystal display. Kihara et al disclose a sampling transistor circuit (Fig. 2, item 4) is shown to receive the image data signals which are stored in the shift register and convert the signals and apply the voltage to the data lines of the lcd as shown in col. 5, line 29-col. 6, line 23. It would have been obvious to one of ordinary skill in the art that the sampling transistor circuit performs the same functions as claimed above.

Art Unit: 2675

As to dependent claim 11, limitations of claim 10, and further comprising wherein the first data signals are odd image data signals, and the second image data signals are even image data signals. Although Kihara et al does not explicitly state where the data image signals are separated into odd and even, it would have been obvious to one of ordinary skill in the art that is known in the art that the image data signals are usually separated into that of odd and even for increased quality of images.

Conclusion

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

Or faxed to:

(703) 308-9051, (for formal communications intended for entry)

Or:

(703) 308-6606 (for informal or draft communications, please label

“PROPOSED” or DRAFT”)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal drive,

Arlington, VA, Sixth Floor (Receptionist)

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Srilakshmi K. Kumar whose telephone number is 703 306 5575.

The examiner can normally be reached on 8:00 am to 5:30 pm alternate Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner’s supervisor, Steven J. Saras can be reached on 703 305 9720. The fax phone numbers for the


Art Unit: 2675

organization where this application or proceeding is assigned are 703 306-0377 for regular communications and 703 308 9051 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 305 4700.

Srilakshmi K. Kumar
Examiner
Art Unit 2675

SKK
December 1, 2001


STEVEN SARAS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600